We have built and tested a miniaturized, thermoelectric power source that can provide in excess of 450μW of power in a system size of 4.3cc, for a power density of 107μW/cc, which is denser than any system of this size previously reported. The system operates on 150mW of thermal input, which for this system was simulated with a resistive heater, but in application would be provided by a 0.4g source of 238 Pu located at the center of the device.
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Background
The development of small, efficient power sources for long duration has been a subject of active research for the past 40 years. 1 Small power systems that have been based on harvesting of chemical 2 , thermal 3 , optical 4 , and mechanical 5 ambient energy have all been built and tested. Practical application of these devices has been limited by low conversion efficiencies and inefficient coupling to the harvested source. To overcome these limitations, systems that relied on nuclear fuel for hot side thermal energy were developed with significant efficiencies up to 8%. These systems were quite large, however, often in the 100cc to 1liter volumes, principally due to the thermal and radiation shielding needed to achieve high efficiency. Efforts to miniaturize these thermal harvesting systems, most notably for pacemaker implants 6 , met with some success, but carried fuel loadings high enough to require significant shielding. Therefore, to significantly shrink the systems below these sizes, the size of the nuclear heat source must be reduced to reduce the radiation shielding requirements, and the heat capture efficiency must be increased to reduce the need for thermal insulation.
The goal for this research project was to develop a miniaturized (<1cc total system volume) thermoelectric generator capable of generating 1mW power from a 100mW radioisotopic source (either 238 Pu or 241 Am). Thermoelectric generators convert the heat flux associated with a temperature difference into electrical work. Dissimilar materials generate a voltage difference between a hot source and a cold sink. The voltage and power generated by such a device is a direct function of the temperature difference achieved, the thermal power available, and the efficiency of the converter device. To achieve good thermal gradients, the converter materials should have low thermal conductivity. For an efficient thermal converter, most of the heat flux must pass through the converter and not be lost to parasitic heat loss paths.
To achieve this, the program was developed along the lines of modeling and simulation to predict heat transfer, followed by fabrication to verify and refine the model. All testing with the thermoelectrics was done with a heat source simulant, a resistive heater, rather than with actual radioisotopes, due to the difficulty in working with such material on a tight time schedule. The heat from an isotopic source would be equivalent to the heat from a resistive source, with only the additional caveats of the radiation induced degradation of the device in the actual isotopic source. The radiation effects on thermoelectric materials have been studied extensively in the literature, with no adverse effects until very high fluences were reported.
Initial literature investigations into the long-term effects of radiation on bismuth telluride revealed that little contemporary research was being performed on the subject outside of Russia and the former Soviet Union 7, 8 . Due to the difficulty of obtaining these sources, they were not consulted for this work. Domestic research into the subject was largely performed in the 1960's, with the primary reference sources for our current effort stemming from this time 9, 10 .
The first work, by Kilp and Mitchell, evaluates the effects of thermal and fast neutrons on Bi 2 Te 3 materials by exposing them to radiation from a test reactor. The total neutron dosage to the material was on the scale of ~10 19 fast neutrons and ~10 18 thermal neutrons (energies < 0.4 eV). As expected, material exposure to neutron radiation resulted in an increase in the electrical resistivity of the samples. The resistivity began to increase after exposure to an integrated flux of ~0.2x10 -19 neutrons. The Seebeck coefficient and thermal conductivity of the sample was not tested for the Bi 2 Te 3 material, however it was the first indication that fairly large neutron fluxes were required to begin material degradation.
The second work, by Corelli and Frost, had a similar methodology to the first and also exposed Bi 2 Te 3 materials to test reactor radiation. Typical neutron exposures for this effort were 1.5x10 20 thermal neutrons/cm 2 (energies < 1MeV) and 1.6x10 19 fast neutrons/cm 2 .
Unlike the prior work, cadmium was used to shield some of the tested materials from thermal neutrons in order to differentiate between the effects of differing neutron energies on the material properties. In general, those samples that were shielded from thermal neutrons had marginally less material degradation. The reported increase in the electrical resistivity was on the order of 1.2-5 times the pre-irradiated value. The Seebeck coefficient for Bi 2 Te 3 was found to increase by 5-20% after exposure. A surprising note was the change from p-type Bi 2 Te 3 to n-type after radiation exposure, further this change was found to be reversible after annealing. The authors of the study were not confident of an explanation for this observation, though they posited the trapping of charge carriers by
Frenkel defects. This discussion notwithstanding, additional radiation testing on the assembled prototypes using an external radiation source were pursued and reported below which simulated the effects of a 10 year operational life with a 238 Pu source in the device.
The project also had efforts to develop a thin film counterpart to the BiTe materials, to increase the number of layers of BiTe material used and thereby increase the operating voltage of the source. Concurrently, electronic means to upconvert the voltage from the device to a voltage sufficient to operating integrated circuits was undertaken. Both of these efforts are reported in subsequent sections. Since modeling was the thrust that first drove the design of the device, however, it will be discussed first.
Modeling and Simulation
We have developed a simple numerical model to predict the electrical and thermal performance of The model is a simple 1D approximation that couples the thermal and electrical behaviors through an iterative process. Thermoelectrical coupling is critical because heat transfer through TE circuits is not by conduction only. Thermal energy is also transported by Peltier, Joule, and Thompson heats that arise when current flows through a TE material. As a result, the thermal and electrical characteristics of the device are not independent and must be solved simultaneously. Although commercial FEM multi-physics packages, such as ANSYS, are capable of solving 3D TE problems, we chose a 1D approach to facilitate simple geometric permutations and to provide insight through examination of the governing equations of the system. Figure 1 shows an exploded view of the spoked TE elements surrounding the heat source along with the Kapton spacers, gold plated copper conductors, and Min-K end caps.
All of the free space between the TE element and within the pockets created by the spokes is occupied by ambient air. The stainless device container is not shown.
The first step in developing the model was to discretize the actual geometry, shown in figure   1 , into a network of thermal resistances. In general, the thermal resistance network is described in Figure 2 where R Gap,i is the gas gap and contact resistance between the heat source and thermopile, R Gap,o is the gas gap and contact resistance between the thermopile and container, R Min-K is a parallel combination of the two Min-K end caps, R TP is the thermopile, and T HS and T Can are the temperatures of the heat source and outer stainless container respectively. T hj and T cj are the temperatures at the hot and cold junctions of the thermopile. R TP can be further descretized, as shown in Figure 3 , where R TE is the thermal resistance of the TE spokes, and R par accounts for all parasitic conductive losses that bypass the TE spokes i.e. the gas/Kapton/Cu layer between TE elements, the gas pocket between spokes for each TE element, and the TE material at the inner and outer support rings that is not part of the spoke.
Substituting Figure 3 into Figure 2 gives the total 1D thermal resistance network in simplified form as shown in Figure 4 . This formulation reasonably neglects all radiative and convective losses due to the low temperature gradients and small confined spaces within the mini-RTG. Similarly, a steady-state energy balance around the thermopile, defined by the dashed box, shows that the difference between heat entering the thermopile, Q H , and exiting, Q C , is equal to the power generated, IV L , by the TE elements.
(2) IV L = Q H -Q C
The power generated by the thermopile can also be expressed as the difference between the thermoelectric heats at the hot, Q TEH , and cold, Q TEC , junctions of the thermopile.
(3) IV L = Q TEH -Q TEC An energy balance of the thermoelectric heating within the yellow boxes in figure 5 gives the following expressions where Q CRH and Q CRC are the heats generated by current flowing through the electrical contact resistance at the hot and cold junctions, Q J is Joule heating, Q T is Thompson heating, and Q PH and Q PC are the Peltier heats at the hot and cold junctions. (14) I = (V P -V L )/R P V P is then eliminated from equation (13) using (14) and equations (8) (9) (10) (11) (12) (13) are substituted into (4) and (5) resulting in the following expressions for Q TEH and Q TEC :
At this point, the thermoelectrical coupling of this system is evident and the thermoelectric heats must now be coupled to the heat flowing from the heat source. The heat flowing into the thermopile, Q H , can now be expressed as the heat flowing though the thermal resistance between the heat source and thermopile. The heat flowing through the thermopile by conduction, Q K , is defined as follows:
Heat rejected by the thermopile, Q C , is expressed as heat flowing through the thermal resistance between the thermopile and stainless steel container. The thermal resistance of the container is neglected and is assumed to be at the ambient temperature T amb .
An expression describing the temperature of the heat source, T HS , can now be derived from the preceding equations. Solving equation (18) for T hj and (19) for T cj , substituting both expressions into equation (17), and solving for T HS gives the following relationship:
Solving equation (6) for Q K and substituting into equations (7) and (20) Calculate Q H using equation (1) Calculate Q C using equation (2) Use current previous iteration or initial guess if first iteration
Use V load from previous iteration or initial guess if first iteration
Calculate the hot and cold junction temperatures
Calculate V p using equation (24) Calculate load voltage V load = IR pile if using a matched load V load = V reg if using a regulated voltage Calculate the thermoelectric heats using equations (15) and (16) Calculate electrical power generation using equation (3) Perform check using IV load
Calculate new T HS using equation (23) Calculate new current flow I = V oc /(R pile + R load ) if using a matched load I = (V oc -V reg )/R pile if using a regulated voltage Return to step 5 and repeat until convergence criteria is met
The solution contains all necessary information for determining heat flow, thermal gradients, electrical performance, efficiency, and power density.
Fabrication and Performance:
The fabrication of the micro thermoelectric generator underwent large design changes from the original design that was proposed at the start of the project. The first generation device, which was proposed based upon previous work in thermoelectric microscale devices, involved the use of lithographic techniques to pattern the thermoelectric n and p legs of the device over a thin silicon nitride membrane. The membrane was subsequently released in a potassium hydroxide (KOH) solution after protecting the thermoelectric legs with a polymeric coating. The electrical layout of this device was an arrangement of junctions that terminated on the periphery of the device, with a released silicon nitride membrane supporting the center terminations of the couples.
The first materials used in fabrication of the thermoelectric junctions were sputtered metal layers of chromel and constantan for the couples. This sputtered material was to be replaced by sputtered bismuth telluride (BiTe) layers once the process for low stress, high quality BiTe was developed in another part of this project. Realizing the sputtered BiTe materials proved difficult, however, and combined with the issues of heat flow in this design, caused a fundamental shift in the design and fabrication of the device.
It was thought that this arrangement would allow for heat from a source at the center of the device to flow radially through the legs and be rejected into the silicon periphery frame supporting the silicon nitride membrane. Modeling and subsequent testing showed that the heat flux would not flow down the legs of the thermocouples, and instead radiative loss through the top and bottom surfaces of the silicon nitride membrane would dominate. With no heat moving down the legs, the temperature of the center of the membrane did not go above ambient, and no power was generated from this device.
Realization of the issues of heat loss from the top and bottom of the membrane, coupled with difficulties in realizing a thin sputtered film of BiTe materials caused a re-evaluation of the design of the device. Bismuth telluride couples were far superior in performance to chrome constantan at the relatively low temperature gradients expected for the device, and so means of procuring and processing bulk specimens of this material were found. Since the heat flux needed to be down the legs of the thermoelectric devices, anywhere that was not thermoelectric legs needed to be well insulated thermally. Since thermal insulation consumed system volume with only minor improvements to performance, we realized that, below a certain system size, that the traditional thermoelectric design where the thermocouples are all parallel to one another, and good thermal insulation forces the heat to move down the legs would not be inefficient and consume tremendous volume for a small device. Instead, a radial arrangement, similar to what was suggested for the silicon based device, could capture the majority of the radiated heat from the source and force the heat down the thermoelectric legs.
Another realization of the first device was that, in addition to the need for using bismuth telluride to maximize the voltage generated at low thermal gradient, that there were no means to pattern the bismuth telluride into the pattern needed for the device. To fabricate the wagon wheels in BiTe, substrates of hot pressed polycrystalline BiTe were cut from a boule. These rough cut substrates were ground down to approximately 8 mils (200 μm)
thick, and then were mechanically machined using continuous wire electrical discharge milling (EDM). Because of the semiconductor nature of the n BiTe and, more importantly, the p type BiTe materials, a very low EDM rate, on the order of only 10 mils/minute (250μm/min) was used to cut the structures.
In the case of the radial design, modeling indicated that only a minimal number of legs could be used. If too many legs connected the hot center of the device to the cold side, the heat flux would be high enough to keep the hot side temperature too low to be useful. If, however, too few couples were used, there would not be enough couples to build up sufficient voltage. As a design compromise, a total of 4 radial legs, arranged like spokes on a wheel, were used. These legs were initiated and terminated on a circular structural support. The whole of the assembly has the appearance of a wagon wheel, with each of the legs acting as a spoke, and the inner and outer hubs providing connection between the legs.
Since each wheel structure is monolithically made from a single material, the change from p to n type material is accomplished by stacking opposing materials up around a central shaft. In the second prototype, unmodified BiTe materials were pressed directly against the gold coated copper rings. This was found to be a higher resistance than was acceptable, and so the contacting surfaces (the inner and outer ring of the wheels) were sputtered clean for 10 minutes using an in-situ
Kaufmann source prior to sputtering a 1 μm thick gold layer. This coating reduced the internal resistance of the assembled system to less than one ohm.
For the second revision device, a total of 22 individual p and n type layers, stacked up with interleaved gold coated copper and Kapton spacers. For this design, the width of the thermoelectric legs was left at 1mm, allowing for significant structural robustness, but at a cost of increased heat flux from the central hot side source to the cold side external sheath. The external structure was fabricated in polycarbonate, and was an open structure, to allow tabs connecting the top and bottom thermoelectrics to be accessed from the side of the device. The test volume of this second device was approximately 8cc, but much of this volume was wasted, and was removed in the next revision. A source simulant, in this case a thermal surface mount resistor encased in a stainless steel container and packed with thermally conductive material, was used in place of the radioactive material. Current was passed through the resistor at the appropriate rate to dissipate the same power that would be generated from a radioisotopic source of the same size as the outer stainless steel casing, inclusive of the volume of the casing itself. A picture of this device is shown in Figure 7 .
This device was the first to produce power, but the power output of the device was minimal, with only 10mW produced from the device for 150mW input power, for a conversion efficiency of only 0.007%. Since the upper and lower faces of the thermoelectric stack were in contact with the polycarbonate, and although polycarbonate has a reasonably low thermal conductivity (0.2 W/m-K), modeling quickly showed that the significant fraction of the heat generated in the source was still escaping through the end faces of the device, rather than in the radial direction. In order to improve the efficiency of the device, the top and bottom faces needed to be well insulated thermally. Figure 8 . In this figure, the gold radial tabs that contact the top and bottom layer of the One of the major remaining problems with this device, however, was the loaded voltage at which the device was delivering this power. performance for this device. Simulations of this last assembly indicated that the most likely place for this loss of power was in inefficient heat coupling between the hot side of the thermoelectric legs and the heat source itself. Operating voltage was increased from 21mV to 40mV, however, indicating that the expected rejection of some of the heat flux out through the legs was achieved.
The final (unrealized) configuration of the device would be a quartered set of elements, serially wired, with 0.5mm wide legs. These would be assembled around a simulant heat source with good thermal contact between the heat source and the hot side of the elements.
If the operating environment could also be changed from ambient air to 40 Torr of Xe gas, the simulations indicate that such a configuration would be capable of reaching close to 2mW of power with a load operating voltage of 250mV. Under these conditions, the efficiency of the upconverter could reach 3V with a 70% efficiency, resulting in a final delivered power of 1.4mW in 4.3cc at 3V under load, with a total power density of 230μW/cc.
Radiation Testing
While literature indicated that high fluences of neutrons could cause material degradation to the thermoelectrics, the radiation level of these studies was relatively high compared to the expected dose from our source. After exposure to neutron radiation, the generator was removed from the source storage site, and was checked within the same day by a radiation technician. At the time of measurement neither the generator nor its stainless steel can produced radiation in excess of the background level. This indicated that neither the stainless steel nor the thermoelectric materials underwent activation during the test.
Once returned to the lab, the generator was tested for performance degradation. Figure   12 shows a graph of power output vs. time before exposure and after the radiation exposure. Although the test after exposure was not run to the 80 day mark, initial indications were the material was identical after neutron radiation exposure.
Recall, however, that this performance was achieved at very low voltages, below those necessary to support operation of most microelectronics. A means of increasing the voltage of the system was needed, and was pursued along two independent paths. The first 
Film Growth and Microstructure
Although previous work on thin film depositions of BiTe materials has been reported in the literature 12 13 , none have reported thick (20μm) thick films, which was the target for this application. We began work with a sputter target with nominal composition of Bi 2 Te 3 .
Since the application would ultimately require thicknesses ~ 20 µm, considerable effort was spent reducing the residual stress of the sputter-deposited films by controlling the rf sputter power and the Ar pressure used during deposition. This is critically important to prevent spallation of thick films off the substrate. Conditions were successfully identified for negligible stress and most experiments were performed on films > 4 µm thick, which based on the information from the literature above, far and away represent the thickest BiTe films grown and studied. RBS measurements showed that our nominal target composition used under these conditions yielded films with composition Bi(36)Te(64), which is slightly Bi-rich and therefore should be somewhat n-type.
We performed annealing studies of these films deposited onto Kapton using x-ray diffraction (XRD) to identify crystalline phase formation. Anneals were for temperatures up to 400 ˚C for one hour in forming gas. In this range, the only identifiable phase is Bi 2 Te 3 . Figure 13 plots the XRD spectra for 6 µm thick films both as-deposited and following the 400 ˚C anneal. Many of the Bi 2 Te 3 diffraction peaks are present in the asgrown sample, which barely reaches 50 ˚C during rf sputter deposition. As expected, these peaks grow somewhat in size with increasing temperature. In addition, the rest of the peaks also are detectable with 400 ˚C annealing. These diffraction spectra prove that these Bi 2 Te 3 are polycrystalline with no preferred orientations. Finally, note the presence of a small peak near 32.6˚ that begins to appear in the annealed sample. This peak correlates with the presence of some BiTeO phase. Oxide phases will have a deleterious effect on thermopower and electrical conductivity. To further explore the nature of the oxide formation, we annealed another sample at 400 ˚C for 18.5 hours (overnight), also in forming gas. The 1 and 18.5 hour anneals are directly compared in Figure 14 . Many of the Bi 2 Te 3 peaks are now smaller in size, and many new BiTe-oxide peaks now are present. Clearly, much of the film has oxidized.
Since these anneals are performed in forming gas, the question arises: where does the oxygen come from? The only source of oxygen in the furnace during these anneals is from the kapton substrate itself. We hypothesize that kapton degradation occurs at these temperatures and that all thermal crystallization anneals have to be done at temperatures < 400 ˚C.
To test this, we performed a series of anneals on pure Kapton alone, without a film This experiment was followed by a few anneals with 6 µm thick Bi 2 Te 3 films on the kapton surface. A repeat of the 400 ˚C, 1 hour anneal described above resulted in a weight loss of 0.3% from a 1 mil thick kapton substrate. In addition, observation of the sample inside the furnace while at high temperature showed the tape to be curved concave up with respect to the film. However, after the sample cooled to room-temperature, the tape curved almost equally in the opposite direction. These changes in curvature note the large differences that must exist in the thermal coefficients of expansion between kapton and Bi 2 Te 3 . Clearly, between stresses induced by thermal expansion differences, and degradation of kapton due to high temperatures, which in turn apparently leads to the generation of oxygen that loads into the film, temperatures near 400 ˚C cannot be used for the crystallization of Bi 2 Te 3 films on kapton.
Additional annealing studies were performed for Bi 2 Te 3 films on kapton at 200 -250
˚C. Even at only 200 ˚C for two hours resulted in causing the kapton to measurably curl and lose mass. Ultimately, the conclusion of the annealing studies of Bi 2 Te 3 films on kapton is that temperatures cannot really be raised to sufficiently crystallize the films without causing degradation of the substrate. Furthermore, such kapton degradation releases oxygen that essentially poisons the thermoelectric properties of the films.
Seebeck coefficient measurements show that these Te-rich films are indeed n-type conductors. Figure 15 We attempted to produce p-type BiTe films by self-doping, i.e. growing Bi-rich compounds, as opposed to adding in significant amounts of Sb. The resulting composition was Bi(48)Te(52), which compares as very p-type to the nominal 40-60 composition.
Given that the n-type films showed significant oxidation when annealed to temperatures > 250 ˚C, these samples were limited to annealing temperatures ≤ 200 ˚C. Figure 17 shows the results for Seebeck measurements vs. temperature for various annealing temperatures.
First, note that all of these films behave as n-type, not p-type, thermoelectrics. Second, similar to the earlier results, this coefficient increases with increasing annealing temperature, beginning with the 200 ˚C films. Third, not shown, are the resistivity results.
While low for the as-grown and low temperature anneals, the film resisitivity increases by over an order-of-magnitude for the 1 hour anneal at 200 ˚C. So for the very film that shows the highest Seebeck value, the resistivity becomes too high. Not that it matters anyway, since the behavior was n-and not p-type. These results suggest that given our Kaptonforced annealing temperature limitations, we cannot achieve p-type conduction via self- Kapton. The precise composition is unknown, and therefore we expect that the thermoelectric measurements can definitely be improved further. Two films measured, both as-deposited, were p-type, however, the Seebeck coefficients were low. These results are shown as a function of temperature in Figure 18 .
It is likely that the Seebeck coefficient can be greatly improved by optimizing the BiSbTe composition, and that the resisitivity of these films can be kept low by avoiding thermal annealing above 150 ˚C on Kapton substrates.
Voltage Upconversion
The MicroTEG device requires voltage up-conversion to maximize energy density and The final circuit is represented in Figure 19 . The first MOSFET selected (IRF4905) had a specified drain-source resistance (R ds ) of less than 0.02 ohms and showed no difficulty operating with 160 mV across the drain. Unfortunately, this P-channel MOSFET had 3.4nF of gate capacitance and required complicated power hungry circuitry for fast gate switching. Any self sustaining circuit will require minimum capacitance for maximum efficiency, where the trade off for lower gate capacitance is typically higher drain-source resistance. For first order, the duty cycle adjusted power required to drive the gate capacitance during the switching times should be less than the power lost through R ds during switch on times, and both power numbers should be minimized such that the R ds is much less than the resistance of the power source. Switching times must be much less than the switching frequency. An N-channel MGSF1N03LT1 was the switch that best met our design criteria. It has only 140pF of gate capacitance and near 100 milliohms of drain source resistance.
Much effort was spent trying to find the lowest DC resistance for a 100 uH inductor (0.018 ohms, green component in Figure 20 ), but it was later found that no measurable efficiency penalty was paid when using inductors with 0.2 ohms of resistance (orange component in Figure 21 ) which greatly reduced the physical size of the inductor. Some effort was also used to explore options for custom inductors that may help reduce size in future designs. The ALD1502 clock used in the boost converter circuit advertises 50 μA of operational current draw. With external passive timing components the timing circuit draws about twice that figure when generating a time base near 100 kHz. Note that a huge benefit of this particular part is that it offers time base and Even with the rectification diode in place, the best data from the boost converter provided 75% of the input power in the form of rectified output power at 2.7 V. After powering the timing circuit from the output voltage, the available power to the load was 33% of the input power. With input power being near 1.14 mW, this means about 378 μW is available to our 19k ohm load (usable output power), 481 μW is needed for our clock circuit, and 256 μW is consumed in resistive, switching, and rectification losses. See
Appendix A for information on increasing efficiency.
The goal of designing a self-sustaining boost converter to provide a battery-level voltage output for the MicroTEG energy harvester was met. Used with the MicroTEG source, the 378 μW of power available to a load would provide 66 W-hr to an electronic device over a 20 year span, and require a total volume of about ½ a C size battery. The circuits developed for this LDRD are simple and efficient. The benefit to having efficient boost conversion is an increase in energy density over series combinations of energy harvesting source devices. With the exception of the 100 μH inductor, all components could be fabricated on a single CMOS die, maximizing energy density calculations.
Summary and Conclusions
Significant progress in the miniaturization of a thermoelectric device was achieved through the realization that, at small enough dimensions, assembling the thermoelectric legs in a sparse radial design becomes more volume efficient than trying to insulate the system well enough to force the heat flow into a single direction linear heat flow.
Minimizing the heat loss from above and below this radial design will result in much better performance, as will minimizing the amount of heat that can be lost through the thermoelectrics themselves, most notably by reducing their cross section. Even with all of these changes, the system will not have a sufficiently high number of couples to provide power at an unconverted voltage; the development of a small scale, monolithically integrated upconverter that can take the (relatively low) output load voltage of the device and convert it up to useful potentials will be required.
The final design of the device was capable of producing 467mW of power at 41mV in a 4.3cc system volume. This power, after 80 days of operation, was equivalent to the output power of an alkaline cell of approximately twice the size. Other improvements can be performed (such as further thinning of the TE elements, sealing the case and replacing the air with 40 torr Xe, and improving the thermal contact between the hot side of the TE and the heat source) can result in a generated power in excess of 1.3mWe. The final demonstrated performance, however, was 107μW/cc at approximately 0.3% efficiency, which exceeds any previously reported performance in terms of power density for a device of these dimensions.
Appendix A: Route to Higher Efficiency Upconversion
Possible path to overall 80% efficiency for the upconverter alone can be found if more of the parasitic capacitance can be removed. This can happen through the use of monolithically integrated transistors, which have a much lower gate capacitance than any devices that are discreet. A calculation of how this efficiency could be achieved is shown below.
For a typical test we had:
1.14 mW input power Which is still 72% efficient, but now with 62.6% of input power delivered to the load.
If this is not sufficient, we would move to replacing the output diode. A switch here would need relatively straightforward characteristics. Even with a series resistance of 100 ohms (good for getting a gate capacitance near 5pF or so), this switch would dissipate 10uW of power at 315uA of current, and only drop 30mV (insignificant on the output, and 10x less than we currently drop across the diode). Driving the gate capacitance would require roughly 4uA, or 15uW of power. It would be expected that the existing clock circuit would serve as the time base, and delays could be obtained using another 10uW of power or so. This system is 76.6 efficient with 67.9% of input power delivered to load.
To go beyond this, we need a different set of components, or a different boost converter scheme. The inductive losses in our 100 uH inductors are near 10%. A smaller inductor would require a higher switching frequency (more power) and have us fighting DC resistance values (we currently have about 200 milliohms DC resistance in our inductor.
We may be losing 100 uW in the inductor alone right now. This number may be difficult to reduce.
A zero current switching boost converter may have benefits in terms of improving switching noise. What may be difficult to analyze is what the penalty would be in terms of parasitic power the added capacitor and inductor will require to implement this scheme.
We may see a path to eliminating 50uW of switching noise only to find out that this required 40 uW of parasitic power. Not a good trade.
We are in the process of checking our output capacitor's leakage current. This could buy an additional 10 uW or more of power.
This means we may be stuck near 77% overall efficiency and 68% of input power to the load. How then can we get to 80% power to the load? MORE INPUT POWER.
If our circuit will consume on the order of 266 uW in operation, require an additional 100 uW for a time base and PWM, we use this as a reference. Having 1.5 mW of available power at 160 mV would let us deliver 75.6% of input power to a load. If we had 300 mV of voltage available on the input, we would reduce DC losses in the existing input portion of the circuit by half -taking just 66 uW away from these losses by reducing input current would leave you with a system that delivers 80% of input power to a load while providing for self sustaining operation.
